SystemVerilog -- Unified Hardware Design, Specification, and Verification Language
NORMA vydaná dňa 19.5.2011
Označenie normy: IEEE/IEC 62530-2011
Dátum vydania normy: 19.5.2011
Počet strán: 1294
Približná hmotnosť: 3913 g (8.63 libier)
Krajina: Medzinárodná technická norma
Kategória: Technické normy IEEE
- Active.
This standard represents a merger of two previous standards: IEEE Std 1364™-2005 Verilog hardware description language (HDL) and IEEE Std 1800-2005 SystemVerilog unified hardware design, specification, and verification language. The 2005 SystemVerilog standard defines extensions to the 2005 Verilog standard. These two standards were designed to be used as one language. Merging the base Verilog language and the SystemVerilog extensions into a single standard provides users with all information regarding syntax and semantics in a single document.
ISBN: 978-0-7381-6607-0, 978-0-7381-6633-9
Number of Pages: 1294
Product Code: STD97095, STDPD97095
Keywords: assertions, design automation, design verification, hardware description language, HDL, HDVL, PLI, programming language interface, SystemVerilog, Verilog, VPI
Category: Aerospace